

Roll No. ....

Total Pages : 3

OMCA/D-17

**10249**

COMPUTER ARCHITECTURE AND PARALLEL  
PROCESSING

Paper : MCA-503

Time : Three Hours]

[Maximum Marks : 80

**Note :** Attempt *five* question in all. Q. No. 1 is compulsory.  
Attempt *four* more questions by selecting one question  
from each Unit.

**Compulsory Question**

1. Answer the following questions in brief:

- (a) What is cache coherence problem? Distinguish between write invalidate and write update policies.
- (b) What is branch penalty? Discuss different schemes to reduce them in brief.
- (c) Explain the general structure of a pipeline.
- (d) Explain Booth's algorithm of multiplication with the help of flowchart. (4×4=16)

**UNIT-I**

2. (a) Derive an algorithm in flowchart form for adding and subtracting numbers represented in sign-magnitude representation. Also show the hardware needed for its implementation. 8

- (b) Derive an algorithm in flowchart form for multiplication when numbers are represented in sign-magnitude form. Also show the hardware needed for its implementation. 8
3. (a) Derive an algorithm in flowchart form for multiplication when numbers are represented in floating-point form. Also show the hardware needed for its implementation. 8
- (b) What is hardwired control ? Explain one-hot method of its design. 8

### UNIT-II

4. (a) What is the concept of computational model? Differentiate between von Neumann and Data Flow computational models. 8
- (b) What is computer architecture? Give its interpretation at different levels of abstraction. 8
5. (a) Explain the pipelined processing of load and store instructions. 8
- (b) What is VLIW architecture? Explain the architecture of VLIW processor with the help of block diagram. 8

### UNIT-III

6. (a) What is shelving? Discuss layouts of shelving buffers used in superscalar processor. 8

- (b) Explain different types of operand fetch policies used in superscalar processor. 8
7. (a) What is delayed branch technique? Explain its various extensions. 8
- (b) Explain multiway branch handling technique to reduce branch penalty. 8

#### UNIT-IV

8. Write short note on the following : 8
- (a) CC-NUMA Model.
- (b) Hypercube.
9. (a) Compare the read and write bandwidths of locked, pended and split transaction buses. 8
- (b) Explain software-based cache coherence protocol.